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Short-term dynamical synapses increase the computational power of neuronal networks. These synapses act as additional filters
to the inputs of a neuron before the subsequent integration of these signals at its cell body. In this work, we describe a model
of depressing and facilitating synapses derived from a hardware circuit implementation. This model is equivalent to theoretical
models of short-term synaptic dynamics in network simulations. These circuits have been added to a network of leaky integrate-
and-fire neurons. A cortical model of direction-selectivity that uses short-term dynamic synapses has been implemented with this
network.
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1. INTRODUCTION
Cortical neurons show a wide variety of neuronal and synap-
tic responses to their input signals. Networks with simplified
models of spiking neurons and synapses and consisting of
one or two time constants already exhibit a large number of
possible operating regimes [1, 2]. Simulations of these spik-
ing networks can take a long time on a serial computer.
In most network simulations, synapses are assumed to be
static. Recent physiological data, however, show that synapses
frequently show activity-dependent plasticity which vary on
a time scale of milliseconds to seconds. In particular, short-
term dynamical synapses [3, 4, 5, 6, 7] with time constants
of hundreds of milliseconds are seen in many parts of the
visual cortex. When these synapses are stimulated with a
train of input spikes, the amplitude of the membrane po-
tential of the neuron or the excitatory postsynaptic potential
(EPSP) decreases (depressing synapse) or increases (facilitat-
ing synapse) with each subsequent spike. The recovery time
of the maximum synaptic amplitude is in the order of hun-
dreds of milliseconds. These synapses encode the history of
their inputs and can be treated as time-invariant filters with
fading memory [8].
These activity-dependent synapses, when added to the
network, allow for diﬀerent forms of dynamical networks
that can process time-varying patterns [9, 10]. Examples of
how these synapses could contribute to visual cortical re-
sponses include direction selectivity [11] and automatic gain
control [12]. The simulation time of spiking networks with
diﬀerent types of activity-dependent synapses consisting of
diﬀerent time constants will increase significantly. This simu-
lation time can be shortened by using a hardware implemen-
tation of a network with spiking neurons and these activity-
dependent synapses.
Here, we describe a circuit model of short-term synaptic
dynamics based on the silicon implementation of synaptic
depression and facilitation in [13]. The dynamics of this cir-
cuit model is qualitatively comparable to the dynamics of two
theoretical models [14]: the phenomenological model from
[6, 9, 15] and the model from [5, 12]. Measurements from
these circuits on a fabricated chip show how these synapses
filter the inputs to a leaky integrate-and-fire neuron under
transient and steady-state conditions.
The dynamics of short-term plastic synapses are depen-
dent on the frequency of the presynaptic input. In the case of
a neuron which is stimulated through a depressing synapse
by a regular input spike train, the firing rate of the neuron
decreases over time due to the decrease in synaptic input with
each presynaptic spike. Interestingly, a class of neurons in the
cortex also adapt their firing rate over time in response to a
regular spike input through a normal synapse. This output
adaptation mechanism is noninput specific whereas the first
mechanism involves the filtering of specific inputs.
The inclusion of these short-term synapses into networks
of neurons allow processing of time-varying inputs. How-
ever, the simulation time of such networks on a computer
increases substantially as more diﬀerent types of time con-
stants are added to the circuits. The previous constructions
of neuron circuits ranging from Hodgkin-Huxley models of
neurons [16, 17] to integrate-and-fire neurons [18, 19, 20,
21, 22], together with long-time constant learning synapses
[23, 24] and short-term dynamic synapses [13] can be used
to develop realistic, real-time, low-power, and spike-based
networks.
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2. SYNAPSES
Synaptic circuits have been implemented using very few tran-
sistors [13, 25]. However, their dynamics are usually diﬀer-
ent from the exponential dynamics of synaptic models used
in simulations. To implement the exponential dynamics, we
would have to use a linear resistor to obtain the exponential
dynamics. A transistor can act as a linear resistor as long as
the terminal voltages satisfy certain criteria. Additional cir-
cuitry would be needed to satisfy these criteria, thus increas-
ing the final size of the circuit. One alternative is to replace
the linear-resistor dynamics with diode dynamics which is
easily obtained with one diode-connected transistor. We will
discuss the diﬀerence between the diode-connected transis-
tor dynamics and the exponential dynamics for the diﬀerent
types of synapses.
2.1. Normal synapses
In simulations, the synaptic current i(t) is either treated as a
point current source at the time of the spike tsp:





where I f is a fixed current, or as a current source with a finite
decay time:
i(t) = I f t
τg
(
1− e−t/τg ), (2)
where τg is the time constant of the decay and t is measured
right after a spike.
The point current source can be implemented by two
transistors (e.g.,M2 andM3 in Figure 1a). If we need a synap-
tic current with a finite decay time, we include the current-
mirror circuit M1, M4, and C. Unlike the dynamics in (4),
the synaptic current Id has a 1/t decay dynamics [25] rather
than exponential dynamics. The decay of Id is described
by
Id(t) = Id01 + (AId0/QT) , (3)
whereQT = CUT , A = e(κVdd−Vgain)/UT ,UT is the thermal volt-
age, and Id0 is the value of Id at the time of the spike t = tsp.
2.2. Short-term synaptic dynamics
Dynamical synapses can be depressing, facilitating, or a
combination of both. In a depressing synapse, the synap-
tic strength decreases after each spike and recovers towards
its maximal value with a time constant τd. In facilitating
synapses, the strength increases after each spike and recov-
ers towards its minimum value with a time constant τ f . Two
prevalent models that are used in network simulations and
also for fitting physiological data are the phenomenological
model in [6, 9, 15] and the model from [5, 12]. We only con-























Figure 1: Current-mode circuits for a normal synapse (a) and a
depressing synapse (b).
2.2.1 Simulationmodel of short-term
dynamic synapses
The dynamics of the depressing synapse is similar to the
adaptation dynamics of the photoreceptor. Both elements
code primarily changes in the input rather than the absolute
level of the input. The photoreceptor amplifies the contrast
of the visual signal and has a low gain to background illumi-
nation. The output of the depressing synapse codes primarily
changes in the presynaptic frequency. The synaptic strength
adapts to a steady-state value that is approximately inversely
dependent on the input frequency.
Thus, the depressing synapse acts like a band-pass filter to
spike rates, much like the photoreceptor has a band-pass re-
sponse to illumination. The facilitating synapse, on the other
hand, acts like a low-pass filter to changes in spike rates. A
step increase in presynaptic firing rate leads to an increase in
the synaptic strength. Both types of synapses can be treated
as time-invariant fading memory filters [8].
In the theoretical model from Abbott et al. [12], the de-
pression in the synaptic strength is defined by a variable D
varying between 0 and 1. The synaptic strength is given by
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gD(t) where g is the maximum synaptic strength. The recov-





where τd is the recovery time constant of the depression, and




) = dD(t−sp), (5)
where d (d < 1) is the amount by which D is decreased right
after the spike. In the case of a regular spike train, the average
steady-state value of D is
〈D〉 = 1− e
−1/(rτd)
1− de−1/(rτd) . (6)
In the facilitating case, the facilitation is defined by a vari-
able F ≥ 1. The synaptic strength is g f F(t), where g f is the




= 1− F, (7)
where τ f is the time constant in which F recovers exponen-
tially back to 1.





) = F(t−sp) + f , (8)
where f ( f < 1) is the amount by which F is increased right
after the spike. The variable F is updated additively because
multiplicative facilitation can lead to increases of synaptic
strength without bounds, especially at high frequencies, for
the recovery dynamics in (7).
2.2.2 Circuit model of short-term dynamic synapses
As before, we replace the exponential dynamics in (4) with
the diode-connected transistor dynamics. This replacement
gives rise to the synaptic depressing circuit in Figure 1b
which was proposed in [13]. The new circuit gives rise to the




where M is the equivalent of 1/τd and κ is a transistor pa-
rameter which is less than 1 in subthreshold operation. The




) = dD(t−sp). (10)
2.2.3 Depressing circuit
The detailed analysis leading to (9) and (10) for D is de-
scribed in [14]. The voltage Va determines the maximum
synaptic strength g while the synaptic strength gD or Isyn is
exponential in the voltage Vx. The subcircuit consisting of
transistors M1, M2, and M3 controls the dynamics of Isyn.
The presynaptic input goes to the gate terminal ofM3 which
acts like a switch. During a presynaptic spike, a quantity of
charge (determined by Vd) is removed from the node Vx. In
between spikes, Vx recovers towards Va through the diode-
connected transistor M1. Also during the presynaptic spike,
transistor M4 turns on and the synaptic current Isyn flows
into the membrane potential of the neuron. We can con-
vert the Isyn current source into an equivalent current Id with
some gain and a “time constant” through the current-mirror
circuit consisting of M6, M7, and the capacitor C2, and by
adjusting the voltage Vgain.
The synaptic strength is given by
Isyn(t) = IoneκVx/UT = gD(t), (11)
where g = IoneκVa/UT , and
D(t) = (eκ(Vdd−Va)/UT Iop)/Ir f (t), (12)
where Ir f := Iopeκ(Vdd−Vx)/UT . The recovery time constant
(1/M) of D is set by Va (M = (Iopκ/QT)e−(1−κ)(Vdd−Va)/UT ).
Because it is diﬃcult to compute a closed-form solution
for (9) for any value of κ, we look at a simple case where
κ = 0.5 and solve forD(t) after a spike has occurred at t = t0.1
The actual value of κ changes for diﬀerent operating condi-
tions and also depends on fabrication parameters. The re-
covery equation in (13) includes the current dynamics of the
diode-connected transistor (M1 in Figure 1b) in the region
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If D is not close to its maximum value of 1, we can ap-
proximate the dynamics to dD/dt = M (regardless of κ) and
solve for D(t):
D(t) =Mt +D(t0). (14)
In this regime, D(t) follows a linear trajectory. Note that the
same is true for (4) when t τd.
2.2.4 Model of facilitating synapse
The schematic for the facilitating synapse is shown in
Figure 2. The diﬀerence in this circuit from the depress-
ing synaptic circuit is that the node Vx goes to the gate of
a pFET instead of an nFET. The synaptic strength is now
Isyn(t) = Iopeκ(Vdd−Vx)/UT and is directly proportional to the
current variable Ir f = Iopeκ(Vdd−Vx)/UT , so
Isyn(t) = g f F(t), (15)
where g f = Iopeκ(Vdd−Va)/UT and F(t) = 1/D(t).
1Note that if κ =1, then the equation reduces to (4).













Figure 2: Synaptic facilitation circuit. The circuit on the left is the
same as part of the circuit in Figure 1b. The voltage Vx determines
the synaptic strength and the current Id goes to the neuron. This
circuit would have to be inverted so that it can be combined with
the neuron circuit in Figure 3.
The update dynamics is multiplicative instead of additive




) = f F(t−n ), (16)











whereM=(Iopκ/QT)e−(1−κ)(Vdd−Va)/UT . In steady state, F=1.
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However, if F is far from its resting value of 1, we obtain









The circuit model for facilitation is quite dissimilar to (7)
and (8). Even though the update is multiplicative, the vari-
able F will not increase without bounds because the recov-
ery dynamics of the diode-connected transistor which is a
negative-feedback element. In Section 5, we will see that the
steady-state value of F is approximately linear in the presy-
naptic rate r.
3. NEURON CIRCUIT
The dynamics of the neuron circuit are similar to that
of a leaky integrate-and-fire neuron with a constant leak
(Figure 3). The circuit is described in detail in [26, 27]. It
is a modified version of previous designs [18, 22] and also
includes the circuitry which models firing-rate adaptation
[21, 25] frequently seen in pyramidal cells. The equation for




= i(t)− Ileak − Iahp, Vm(t) < Vthresh, (20)
where i(t) is the synaptic current to the soma, Ileak is the leak-
age current, and Iahp is the after-hyperpolarization potassium
(K) current which causes the adaptation in the firing rate of
the cells.
WhenVm(t) increases aboveVthresh at t = ts (ts is the time
of spike), it increases by a step increment determined by the
capacitive coupling C1 and Cm. The output Vo becomes ac-
tive at this time and turns on the discharging current path
through transistors M5 and M6. The time during which Vo
remains high, TP , depends on the time taken for Vm to dis-
charge below Vthresh. In this design, the pulse width TP is
determined by the rate at which Vm is discharged which in
turn depends on the diﬀerence between the input current Id,
the leak current Ileak, and the current Ipw. In other designs,
Vm is reset immediately below Vthresh when Vo becomes ac-
tive because either the input current is blocked from charging
the membrane or the current Ipw is much larger than the in-
put current. The refractory period TR is determined by Vrefr
which keeps Vo high so that Id cannot charge up the mem-
brane. The spike output is taken from the node Vo.






i− Ileak , (21)
and, in the case of a constant input current Id, the spike rate
is
r = 1
TI + TP + TR
. (22)
Spike adaptation
TransistorsM1 toM4 and the capacitor Ca in Figure 3 imple-
ment the spike adaptation mechanism. The data in Figure 8b
show the adaptation of the output spike rate when the neu-
ron was driven by a 100Hz regular input spike train through
a nonplastic synapse. The amount of charge dumped on Ca is
determined by Vca. The dynamics of the current mirror cir-
cuit (M3,M4, and Ca) are used to set the dynamics of the Iahp
current. The adapted spike rate is reduced from the initial
rate by a factor γ = (1+Acqa/Qth) [21], where qa is the charge
that is dumped onto the capacitor Ca during each postsynap-
tic spike (i.e., when Vo is high), Qth is the amount of charge
needed for Vm to reach threshold, and Ac = eκVt .
4. TRANSIENT RESPONSE
The data in the figures in the remainder of the paper are
obtained from a multineuron circuit with depressing and




























Figure 3: Schematic of the leaky integrate-and-fire neuron. The parameters, Vrefr sets the refractory period, Vthresh sets the threshold voltage,
Vpw sets the pulse width of the spike, and Vleak sets the leak current Ileak. The circuit within the dashed-dotted inset implements the spike
adaptation mechanism. The parameters VCa and Vt set the adaptation dynamics.
facilitating synapses fabricated in a 0.8 µmCMOS process. To
show the eﬀect of synaptic depression, we measured Vx over
time as the input was driven by a regular spike train as shown
in Figure 4. Remember that the synaptic strength gD is expo-
nential in Vx. When there are no spikes, Vx is approximately
equal to Va. During a spike, Vx is decreased by an amount
dependent on Vd. This node recovers in-between spikes at a
rate that depends on the diﬀerence in voltage betweenVx and
Va. The recovery rate is faster whenVx is far fromVa. The de-
pendence of the recovery rate on this diﬀerence is due to the
current-mirror circuit dynamics. The parameter Va controls
both the synaptic strength and the recovery time constant.
For a fixed Va, the dynamics and the steady-state value of D
can be set by changing Vd (or d) as shown in Figure 4b.
The subsequent eﬀect on the neuron is seen by measur-
ing the EPSP response when a presynaptic spike occurs. The
EPSPs recorded when the neuron was stimulated by a regular
spiking input through these synapses are shown in Figure 5.
The parameters of the synapse and the neuron have been
tuned so that the EPSPs do not add up with each incom-
ing spike. In Figure 5a, the EPSP amplitude decreases with
each incoming spike, while in Figure 5b the amplitude in-
creases instead. The EPSPs in response to the first few spikes
in Figure 5b are not observable because the leak current is
larger than the synaptic current. The amplitude reaches a
steady-state value after a finite number of spikes. The num-
ber of spikes needed to reach a steady state can be tuned by
the parameters Va and Vd. Diﬀerent Vd and Vf values lead
to diﬀerent amounts of depression and facilitation as shown
in Figure 6. The fits between the circuit model and the simu-
lation model are described in [14].
4.1. Depression and facilitation
We can obtain a combination of facilitation and depres-
sion dynamics in Id from the depressing synaptic circuit in
Figure 1b by choosing certain circuit parameters. The out-
put of the current-mirror synaptic circuit in Figure 1a can
produce paired-pulse facilitation [25]. The equation for Id
is the same as (15) for Isyn in the facilitating synapse circuit





and Ir f d := Iopeκ(Vdd−Vdx)/UT . This equation also applies to
Id in Figure 1b. The diﬀerence between both circuits is that
the factor fd that determines the change in Fd right after a
spike is constant in one circuit and varies for the other circuit
( fd = eκIr f δt /QT ). In the depressing synaptic circuit, Ir f is not
constant and depends on the input spike activity, whereas in
the current-mirror synaptic circuit, Ir f (= Ir) is constant. So,
for certain parameter settings in the depressing circuit, the
EPSPs show initial facilitation before depressing in response
to a step input of a regular 100Hz spike train as shown in
Figure 7.
4.2. Depression or adaptation
Both the synaptic depression and spike adaptation mecha-
nisms lead to adaptation in the neuron’s firing rate to a step
increase in the input rate as shown in Figure 8. In fact, the
transient response to a step increase in the rate of a regular
spiking input is almost indistinguishable using either mecha-
nism. Although both mechanisms lead to gain control in the
neuron, the individual mechanisms are sensitive to diﬀerent
signals. Synaptic depression gives rise to sensitivity in input
rate changes whereas spike adaptationmakes the neuron sen-
sitive to changes in the neuron’s output rate. For example,
if one of the inputs to the neuron is highly active, the spike
adaptation mechanism of the neuron reduces its sensitivity
to the continuous large input current regardless of the origin
of the large input. On the other hand, the synaptic depressing
mechanism only turns down the sensitivity of that particular
active input so the neuron is still selective to all other inputs.
The role of depression and facilitation in implementing gain
control has been described in [12, 28, 29].
5. STEADY-STATE RESPONSE
The dependence of the steady-state values of D and F on the
presynaptic frequency can be determined easily in the case of
a regular spiking input. In the case of depression, we use (10)
and (13) to compute the steady-state value of D:
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Vd = 0.3 V
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Figure 4: Response of Vx to a regular spiking input of 20Hz with
diﬀerent values of Vd . (a) Change of Vx over time. It is decreased
when an input spike arrives and it recovers back to the quiescent
value at diﬀerent rates dependent on its distance from the resting
value of about 0.33V. (b) The steady-state value and dynamics of













For the simpler dynamics of dD/dt = M, we use (14)
instead of (13) and obtain a simpler expression for Dss:
Dss = M(1− d)r . (25)
Thus the steady-state EPSP amplitude is inversely dependent
on the presynaptic rate r as shown in Figure 9. The form of
the curve is similar to the results obtained in the work of Ab-
bott et al. [12] where the data can be fitted with (6).

























Figure 5: Transient response of a neuron (by measuring its mem-
brane potential, Vm) when stimulated by a regular spiking input
through a depressing synapse (a) and a facilitating synapse (b). The
leak current of the neuron has been adjusted so that the neuron
does not reach threshold. (a) The EPSP decreases with each incom-
ing input spike for a depressing synapse. (b) The EPSP increases
with each incoming input spike for a facilitating synapse. The initial
EPSPs are not seen because the leak current of the neuron is larger
than the synaptic current.
In the case of facilitation, we use (16) and (18) to com-
pute the steady-state value, Fss:
Fss












In the simpler case, where dF/dt = −MF(t)2,
Fss = ( f − 1)r
f M
, (27)













Vd = 0.2 V
Vd = 0.3 V
Vd = 0.35 V
(a)











Vf = 0.35 V
Vf = 0.4 V
Vf = 0.45 V
(b)
Figure 6: Transient response of a neuron to a regular spiking in-
put for various values of Vd and Vf . (a) The amount by which
each EPSP depresses for each subsequent pulse is set by Vd . (b) The
amount by which each EPSP facilitates is set by Vf .
which shows that the steady-state value of F is linear in the
presynaptic rate and it does not increase without bounds as
in the case of the exponential dynamics model for F.
6. DIRECTION SELECTIVITY USING SHORT-TERM
SYNAPTIC DEPRESSION
Depressing synapses have been implicated in the appear-
ance of certain visual cortical cell responses, for example,
direction-selectivity. Because these synapses act like a high-
pass filter in the frequency domain, the response of the neu-
ron shows a phase advance over its response if stimulated
through a nonplastic synapse. This feature was exploited in
a model that described the direction-selective responses of
visual cortical neurons [11]. In this model, the neuron was
driven by the outputs of a set of cells in the lateral geniculate
nucleus (LGN) through depressing synapses and the outputs






























Figure 7: Change in the membrane potential for two diﬀerent set-
tings of Vd and Va. (a) There is initial facilitation of the EPSPs be-
fore depression. Vd = 0.75V and Va = 0.2V. (b) Only depression
is seen in the EPSPs. Vd = 0.817V and Va = 0.3 V.
of a spatially shifted set of LGN cells through nondepress-
ing synapses. We have attempted the same experiment by
driving a “cortical neuron” on our chip with spikes recorded
from an LGN cell in the cat visual cortex during stimulation
with a drifting sinusoidal grating (courtesy of K. Martin) and
a temporally shifted version of these spikes. An example of
the direction-selective response is shown in Figure 10 [30].
The direction-selective results were qualitatively similar to
the data in [11]. This chip has been used for exploring other
spike-based cortical models, for example, orientation selec-
tivity [27].
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Figure 8: Mechanisms for spike frequency adaptation. (a) Adap-
tation due to synaptic depression. Diﬀerent adapted rates are ob-
tained by using Vd = 0.2V (top curve) and Vd = 0.1V (bottom
curve). (b) Adaptation due to diﬀerent after-hyperpolarization cur-
rents (Vca = 4.3V (top curve) and Vca = 4.5V (bottom curve)).
The sharp excursions of the membrane potential represent the out-
put spikes of the neuron.
7. CONCLUSION
The addition of short-term dynamical synapses to neuronal
networks increases the computational power of such net-
works, especially in processing time-varying inputs. Because
of the similarity of the dynamics of the silicon models to
the theoretical models, a silicon network of leaky integrate-
and-fire neurons which incorporate these synapses can pro-
vide an alternative to network simulations on the computer.










Figure 9: Average steady-state EPSP amplitude versus input fre-
quency in the case of a depressing synapse. The curve shows an in-
verse dependence of the amplitude on the frequency.












Figure 10: Response to a drifting 1-Hz sinusoidal grating. The
spikes from an LGN cell in the cat visual cortex in response to the
drifting grating are depicted at the bottom of the curve. The spikes
from a putative spatially shifted LGN cell were generated from these
spikes by shifting them in time by 60ms. The top curve shows the
response of the silicon “cortical neuron” when the stimulus drifted
in the preferred direction. The sharp excursions at the top of the po-
tential are the output spikes of the neuron. The middle curve shows
the response to the stimulus in the null direction. The membrane
potential did not build up to threshold. Figure adapted from in
[14, Figure 8] with permission.
This type of spike-based network runs in real-time and the
computational time does not scale with the size of the net-
work. This chip is a basic module in a reconfigurable, rewire-
able, and spike-based system that provides ease for prototyp-
ing computational models. The system can also be useful for
possible applications, for example, in interfacing with neural
wetware.
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